



Welcome
United States Patent and Trademark Office



[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)

Quick Links

Welcome to IEEE Xplore[®]

- Home
- What Can I Access?
- Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
☐ Basic
☐ Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

Your search matched **3** of **1024576** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

bus and (master or controller) and arbit* and request

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 An efficient controller scheme for MPEG-2 video decoder

Nam Ling; Nien-Tsu Wang; Duan-Juat Ho;

Consumer Electronics, IEEE Transactions on , Volume: 44 , Issue: 2 , May 19
Pages:451 - 458

[\[Abstract\]](#) [\[PDF Full-Text \(620 KB\)\]](#) **IEEE JNL**

2 MPEG-2 video decoder for DVD

Nien-Tsu Wang; Chen-Wei Shih; Duan Juat Wong-Ho; Nam Ling;

VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on , 19-21 Feb. :
Pages:157 - 160

[Abstract] [PDF Full-Text (296 KB)] IEEE CNF

3 VLSI design of a bus arbitration module for the 68000 series of microprocessors

Ososanya, E.T.; McGlone, M.D.; Strong, T.D.;

Southeastcon '94. 'Creative Technology Transfer - A Global Affair'. Proceedings of the 1994 IEEE, 10-13 April 1994

Pages:398 - 402

[\[Abstract\]](#) [\[PDF Full-Text \(444 KB\)\]](#) **IEEE CNF**

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
RELEASE 1.6

Welcome
United States Patent and Trademark Office



IEEE Xplore®
1 Million Documents
1 Million Users
...And Growing
» ABSTRACT PLUS

Help [FAQ](#) [Terms](#) [IEEE Peer Review](#)

[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Search Results [PDF FULL-TEXT 620 KB] [NEXT](#) [DOWNLOAD CITATION](#)

Request Permissions
RIGHTSLINK®
Copyright Clearance Center, Inc.

An efficient controller scheme for MPEG-2 video decoder

Nam Ling Nien-Tsu Wang Duan-Juath Ho

Center for Signal Process., Nanyang Technol. Inst., Singapore;

This paper appears in: Consumer Electronics, IEEE Transactions on

Publication Date: May 1998

On page(s): 451 - 458

Volume: 44, Issue: 2

ISSN: 0098-3063

Reference Cited: 4

CODEN: ITCEDA

Inspec Accession Number: 5942319

Abstract:

A video decoder with an efficient block-level-pipeline controller scheme for MPEG-2 MP@ML is presented. The architecture in most of the reported literature for MPEG-2 MP@ML video uses a 64-bit bus and a complex bus arbitration scheme to communicate with the external DRAM, the display, and the incoming FIFO. Our design imposes a certain order in the DRAM access by various processing units instead of allowing any processing unit within the decoder to request bus access arbitrarily. This efficient DRAM accessing order allows us to reduce bus width from 64 bits to 32 bits, without significantly increasing the embedded buffer sizes, and still meet the requirements for

MPEG-2 MP@ML real-time decoding. The **bus arbitration** algorithm is also simple, allowing for a less complex **controller** design

Index Terms:

[DRAM chips](#) [buffer storage](#) [code standards](#) [decoding](#) [digital signal processing chips](#) [system buses](#) [telecommunication standards](#) [video coding](#) [32 bit](#) [DRAM](#) [FIFO](#) [MPEG-2 MP@ML real-time decoding](#) [MPEG-2 video decoder](#) [block-level-pipeline controller](#) [bus arbitration algorithm](#) [bus width](#) [controller design](#) [embedded buffer sizes](#) [processing units](#)

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

[Search Results](#) [\[PDF FULL-TEXT 620 KB\]](#) [NEXT](#) [DOWNLOAD CITATION](#)

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore®
RELEASE 1.6

Welcome
United States Patent and Trademark Office



Help [FAQ](#) [Terms](#) [IEEE Peer Review](#)

[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

Search Results [PDF FULL-TEXT 444 KB] [PREV](#) [DOWNLOAD CITATION](#)

Request Permissions
RIGHTSLINK®
Copyright Clearance Center, Inc.

VLSI design of a bus arbitration module for the 68000 series of microprocessors

Ososanya, E.T. McGione, M.D. Strong, T.D.

Dept. of Electr. Eng., Tennessee Technol. Univ., Cookeville, TN, USA;

This paper appears in: Southeastcon '94. 'Creative Technology Transfer - A Global Affair', Proceedings of the 1994 IEEE

Meeting Date: 04/10/1994 - 04/13/1994

Publication Date: 10-13 April 1994

Location: Miami, FL USA

On page(s): 398 - 402

Reference Cited: 3

Inspec Accession Number: 4784033

Abstract:

Modern computer systems often are designed around a **bus** architecture. This, of course eliminates the need for complete point-to-point interconnection of all the devices attached to the **bus**. The major hurdle to this system is in resolving the conflicts that arise when more than one device wants to use the **bus** to communicate at a time. The job of resolving such conflicts is left to **bus arbitration** circuitry. A system designer using the MC68000 family is in some luck. This series of microprocessors has a limited set of lines built in to allow for external circuitry to **request** and receive the **bus** from the

processor. However, having given up the **bus** the processor does nothing to decide who receives the **bus** next. This is left to external **arbitration** circuitry. This paper describes a VLSI chip designed to perform **bus arbitration** for the Motorola MC68000 series of microprocessors. With such a module, several devices (such as DMA, I/O **controllers**, and multiple microprocessors) can share a single **bus** while our device handles all **bus** conflicts using a priority scheme. The device is flexible, programmable, and compatible with the MC68000 family's **bus** architecture and their support chips

Index Terms:

68000 series VLSI VLSI design bus arbitration circuitry bus arbitration module bus architecture conflict resolution microcomputers microprocessor chips microprocessors network synthesis point-to-point interconnection system buses 68000 series VLSI VLSI design bus arbitration circuitry bus arbitration module bus architecture conflict resolution microcomputers microprocessor chips microprocessors network synthesis point-to-point interconnection system buses

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 444 KB] [PREV](#) [DOWNLOAD CITATION](#)
